

Centre for III-nitride technology C3NiT Day 11 Nov 2020

Improve Passivation, Ohmic Contacts, and QuanFINE for High-Frequency Applications

Ding-Yuan Chen and Kai-Hsin Wen

Supervised by Mattias Thorsell, Jr-Tai Chen, and Niklas Rorsman



SiN Passivation by MOCVD and LPCVD (SME Project)

Motivation

Understanding the relationship of device performance to the following parameters:


- SiN/epi interface properties (HR-STEM and XPS)
- Refractive index (Ellipsometry)
- Strain of SiN and epi (XRD and Surface Profiler) => Impact 2DEG
- Binding energy for different atoms (XPS) => Impact trap states

Summary

- Larger shifting of Ga-binding energy is revealed on LPCVD SiN

Future Work

- A low trapping in-situ MOCVD SiN
- The correlation between device performance and parameters stated above






Low Temperature Ti-based Deeply Recessed Sidewall Ohmic Contacts (Patent Submitted)

Achievement

- Low annealing temperature: 550-600 C
- Ti/Al/Ti metal stacks is similar to conventional Ti/Al/Ni/Au
- High Al content barrier (30% and 50%) with record low contact resistance: < 0.2 ohm-mm
- Shorter annealing time (550 C, <8 mins) than low temperature Ta ohmic contacts (550C, 40-56 mins)

Future Plan

- High uniformity contact resistance on 4" wafer
- On pure AlN barrier



QuanFINE Beyond Ka-band

Motivation

Lack of good confinement epi for Lg100nm device



Summary

Lg100nm device with a good confinement is achieved on QF150

Future Work

- Material for Lg <100 nm

$\text{GaN}_{\text{cap}}/\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}/\text{AlN}_{\text{ex}}$
150nm UID GaN layer
AlN NL
SiC substrate



$\text{GaN}_{\text{cap}}/\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}/\text{AlN}_{\text{ex}}$
250nm UID GaN layer
AlN NL
SiC substrate

